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BACKGROUND ART
It is well known in the art to isolate regions of silicon from one another on a silicon substrate for the purpose of making active devices in the isolated regions. The most recent techniques for doing this involve isolating a layer of silicon vertically from an underlying silicon substrate with a dielectric layer, (commonly referred to as silicon on insulator or SOI). The advantages of hav ing silicon devices on an insulator over bulk silicon substrates are that it provides higher packing density due to better isolation properties, simplified fabrication technology, radiation hardened capabilities, higher speeds due to fully depleted structures, and higher latch-up immunity. The above mentioned advantages to silicon on insulator structures are somewhat off set, however, by heat dissipation problems due to the fact that the isolating insulators have both a low electrical conductivity and low thermal conductivity. Poor power dissipation therefore imposes a considerable con straint for development of high speed/high power cir cuits on the isolated silicon regions.
A technique which resolves these thermal dissipation problems by providing a high thermal conductive path from the isolated silicon regions to the underlying sili con substrate is therefore highly desirable.
DISCLOSURE OF THE INVENTION
An object of the present invention is to provide a technique to dissipate thermal energy from isolated silicon regions.
Another object of the present invention is to provide a technique to help to dissipate thermal energy from isolated silicon regions that can be utilized in VLSI technology.
According to the present invention, dissipation of thermal energy from isolated active silicon regions is provided by etching a trench or hole through the iso lated active silicon regions and the underlying dielectric layer to the supportive silicon substrate; oxidizing the walls of the trench or hole; and, filling the trench or hole with CVD diamond material.
The present invention provides for electrical isolation of active regions of silicon while providing excellent thermal dissipation characteristics. The present inven tion can be utilized for VLSI technology because the thermal dissipation structures use the existing electrical isolation trenches utilized in the prior art. In addition, the present invention is easy to incorporate and mini mizes less thermal expansion problems which plague prior art electrical isolation techniques.
These and other objects, features and advantages of the present invention will be more apparent in light of the detailed description of exemplary embodiments thereof as illustrated by the drawings. utilizing thermal oxidation techniques well known in the art. It is preferable that the thickness of the oxide layer be on the order of 300 angstroms. The purpose of having this layer 20 is to keep CVD diamond (described hereinafter) from directly contacting the silicon surface to avoid excessive surface charges. Thin oxide layer 20 is a passivation layer.
Referring now to FIG. 1C, a CVD diamond or diamond like layer 22 is deposited over the structure utilizing techniques well known in the art, thereby forming a diamond filled trench or hole 23. An example of CVD diamond deposition is found in U. S. Pat. No. 3, 840, 451 (Golyanov, et al.) which is hereby incorpo-. rated herein by reference. Diamond can be deposited over a wide range of deposition temperatures (200' C. to 1,000 C.) using a variety of hydrocarbon precursors (i.e. CH4, C2H6) using either a RF or microwave gener ated plasma. Deposition conditions for downstream microwave generated diamond films are: a frequency of 2.45 GHz, power of 200-2,000 watts, a pressure of 0.1-100 Torr, a gas flow of 10-500 sccm, and a substrate temperature of 200-1,000 C. The substrate is also biased with greater than a -100 Vdc or an RF bias of greater than -5 V. Diamond films deposited are poly crystalline or amorphous in nature with average grain size between 50-300 angstroms. The diamond layer 22 should completely fill the trench 18. The diamond film 22 is well suited for the present application because it has a low dielectric constant (3-6 depending on process conditions), high electrical resistivity (1E10 to 1E16 ohms/cm) and a matched thermal expansion coefficient with silicon (e.g. silicon: 32E-7/C, diamond: 18E-7/C, oxide: 6E-7/C). In addition, the film deposited 22 has a low compressive stress and after being annealed at 500 5,313,094 3 C., the stress is reduced to a non-measurable level. The resultant diamond filled trench or hole 23 provides a heat conductive path to dissipate thermal energy from the active silicon region 16 to the substrate 12.
Referring Referring now to FIG. 1F , the polysilicon cap 26 is then oxidized to form an oxide cap 28 on top of the diamond filled trench 18. Alternatively, other insula tors, such as nitrides, may be utilized to cap the trench 18. It is to be noted that the insulative cap 28 is neces sary to protect the diamond inside the trench 18 from being unintentionally removed during subsequent oxy gen plasma processing, such as resist ashing or the like.
Referring now to FIG. 2A, a Referring now to FIG. 2D-2F , the diamond layer 122 is then planarized to create a recess 124 which is filled with a polysilicon layer 126, planarized and oxi dized to thereby form an oxide cap 128 in a manner similar to that described and illustrated hereinbefore in Referring now to FIG. 4D, a CVD diamond layer 324 is deposited over structure 300, thereby forming a diamond filled trench or hole 323 and the remaining steps of the fourth embodiment proceed exactly as in accordance with the second embodiment described and illustrated hereinbefore in FIGS. 2C-2F. It is to be noted that the increased amount of diamond which consequently fills cavity 321 provides greater surface area than that illustrated in FIG. 3D and therefore pro vides improved heat dissipation for devices built on layer 316.
Although the invention has been shown and de scribed with exemplary embodiments thereof, it should be understood by those skilled in the art that the forego ing and various other changes, omissions and additions may be made therein and thereto without departing from the spirit and the scope of the invention. a thin passivation layer on the order of 300 A formed on the walls of said diamond filled trench only at said active semiconductor region, whereby aid diamond filled trench and cavity provide a high thermal conductive path from said active semicon ductor region to said substrate. 3. A silicon-on-insulator heat dissipation apparatus according to claims 1 or 2, further comprising an insula tive cap disposed on said CVD diamond filled trench.
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